UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|---|---|---|---|---|
| 10/764,670 | 01/26/2004 | Jean-Yves Simon | TI-36989 (1962-09800) | 9476 |

23494 7590 10/19/2007
TEXAS INSTRUMENTS INCORPORATED
P O BOX 655474, M/S 3999
DALLAS, TX 75265

| EXAMINER | |
|---|---|
| ALPHONSE, FRITZ | |

| ART UNIT | PAPER NUMBER |
|---|---|
| 2112 | |

| NOTIFICATION DATE | DELIVERY MODE |
|---|---|
| 10/19/2007 | ELECTRONIC |

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

uspto@ti.com
uspto@dlemail.itg.ti.com

| Office Action Summary | Application No. | Applicant(s) | |
|---|---|---|---|
| | 10/764,670 | SIMON, JEAN-YVES | |
| | Examiner | Art Unit | |
| | Fritz Alphonse | 2112 | |

*-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --*

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

1)☒ Responsive to communication(s) filed on *27 July 2007*.

2a)☒ This action is **FINAL**. 2b)☐ This action is non-final.

3)☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

4)☒ Claim(s) *1-23* is/are pending in the application.

4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5)☐ Claim(s) _____ is/are allowed.

6)☒ Claim(s) *1-23* is/are rejected.

7)☐ Claim(s) _____ is/are objected to.

8)☐ Claim(s) _____ are subject to restriction and/or election requirement.

**Application Papers**

9)☒ The specification is objected to by the Examiner.

10)☒ The drawing(s) filed on *26 January 2004* is/are: a)☒ accepted or b)☐ objected to by the Examiner.

Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11)☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

12)☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a)☐ All b)☐ Some * c)☒ None of:

1.☒ Certified copies of the priority documents have been received.

2.☐ Certified copies of the priority documents have been received in Application No. _____.

3.☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

JACQUES LOUIS-JACQUES
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100

**Attachment(s)**

1) ☐ Notice of References Cited (PTO-892)
2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _____.
4) ☐ Interview Summary (PTO-413) Paper No(s)/Mail Date. _____.
5) ☐ Notice of Informal Patent Application (PTO-152)
6) ☐ Other: _____.

## DETAILED ACTION

0.1 This Office Action is in response to the amendment filed on 7/27/2007. Claims 1-26 are pending.

### *Claim Rejections - 35 USC § 103*

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

> (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-4, 6-10, 12-16, 18-26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Eggleston (U.S. Pat. No. 6,906,961) in view of Wei (U. S. Pat. No. 6,683,817).

As to claim 6, Eggleston (figs. 1-3) shows a system (134), including a flash memory (100); a controller (130) coupled to the flash memory (100); and at least one register (128/114) coupled to the controller (130).

Eggleston differs from claim 6 in that he does not explicitly disclose "a controller is configured to shift a data block between the flash memory and the controller while computing an ECC for said data block."

However, the limitation is obvious and well known in the art, as evidenced by Wei (See figure 2a; col. 5, lines 58 through col. 6 line 14). Therefore, it would have been obvious to a person of ordinary skill in the art, at the time of the invention to incorporate Eggleston's flash memory device into the electronic circuit, as disclosed by Wei. Doing so would provide

improved data transfer for the NAND Flash memory and which can furthermore assure data integrity (col. 2, lines 5-8).

As to claims 7-10, Eggleston discloses a system, wherein the flash memory is a NAND Flash memory (col. 5, lines 40-49); the system stores a first portion of the ECC in a first register; and storing a second portion of the ECC in an alternate register if the first register is full (fig. 8; col. 16, lines 45 through col. 17 line 5). Eggleston discloses a system, wherein the controller transfers contents of all registers to memory (col. 16, lines 9-30).

As to claim 12, Eggleston discloses a system comprising: a means for storing a data block (i.e., flash memory 100); a means for transferring a data block (i.e., controller 130).

Eggleston does not explicitly teach means for simultaneously computing an ECC of the data block; and means for shifting the data block between the means for storing and means for controlling while computing an ECC for said data block.

However, the limitation is obvious and very well known in the art, as evidenced by Kikuchi (figs. 2, 11, col. 16, lines 30-41).

As to claims 13-16, 20-23 Eggleston discloses a system, wherein the flash memory is a NAND Flash memory (col. 5, lines 40-49); the system stores a first portion of the ECC in a first register; and storing a second portion of the ECC in an alternate register if the first register is full (fig. 8; col. 16, lines 45 through col. 17 line 5). Eggleston discloses a system, wherein the controller transfers contents of all registers to memory (col. 16, lines 9-30).

As to claims 24-26, Eggleston discloses a system, wherein the registers (224-228) are in the controllers.

As to claim 1, method claim 1 corresponds to apparatus claim 6; therefore, it is analyzed as previously discussed in claim 6 above.

As to claims 2-4, Eggleston (fig. 8 A-B) discloses a method, comprising: storing a first portion of the ECC in a first register; and storing a second portion of the ECC in a second register if the first register is full (col. 16, lines 31-66).

As to claims 18-19, the claims have substantially the limitations of claims 6 and 10; therefore, they are analyzed as previously discussed in claims 6 and 10 above.

2. Claims 5, 11 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Eggleston in view of Kikuchi as applied to claims 1, 6 and 12 above, and further in view of Acton (U.S. Pat. No. 6,594,792).

As to claims 5, 11 and 17, Eggleston and Kikuchi do not disclose a system, wherein the controller is configured to compute the ECC while performing the Exclusive-OR function. However, the limitation is obvious and well known in the art, as evidenced by Acton (col. 7, lines 30-47).

Therefore, it would have been obvious to a person of ordinary skill in the art, at the time of the invention to improve upon the data processing system, as disclosed by Acton. By doing so a different error correction code may be used which provides double-bit or greater error correction capability.

***Response to Arguments***

3. Applicant's arguments filed on 7/27/2007 have been fully considered but they are not persuasive.

Referring to page 8 of Remarks, Applicant argues that Claim 1, by contrast, specifically recites "computing an ECC for said data block while transferring the data block." Applicant submits that Eggleston and Wei fail to teach or fairly suggest such a method. Eggleston and Wei still fail to teach or fairly suggest "computing an ECC for said data block while transferring the data block."

However, the examiner respectfully disagrees with that statement because Eggleston (fig. 8A) clearly discloses the limitations of the claim: computing an ECC for a data block while transferring the data block (col. 14, lines 5-24).

Referring to pages 9-10 of Remarks, Applicant submits that "Eggleston and Wei fail to teach or fairly suggest such a method: a means for shifting the data block between the means for storing and the means for controlling while computing an ECC for said data block."

The Examiner respectfully disagrees with the remarks because it is obvious that Eggleston does not explicitly teach means for shifting the data block between the means for storing and means for controlling while computing an ECC for said data block.

However, the limitation is very well known in the art, as evidenced by Kikuchi (figs. 2, 11, col. 16, lines 30-41).

***Conclusion***

4. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks, Washington, D.C. 20231

**or faxed to:** (703) 872-9306 for all formal communications.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Fritz Alphonse, whose telephone number is (571) 272-3813. The examiner can normally be reached on M-F, 8:30-6:00, Alt. Mondays off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jacques Louis-Jacques, can be reached at (571) 272-6962.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (571) 272-3824

Information regarding the status of an application may also be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Fritz Alphonse

Art Unit 2112

October 10, 2007

JACQUES LOUIS-JACQUES
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100